We have investigated basic characteristics of capacitively and resistively coupled SET inverters as a digitat logic circuit. Input In this report, we represent numerical calculations concerning basic characteristics of the capacitively coupled (C-) and the resistively coupled (R-) SET inverters which are loaded by resistance, and examined their transfer characteristics and dynamic properties as a digital logic circuit. Figure 1 shows basic cells of C-SET and R-SET inverters. The C-SET inverter ( Fig. 1(a) Fig. 1 The inverter circuits using (a) capacitively and (b) resistively coupled SET transistors.
inverters. The C-SET inverter ( Fig. 1(a) Figure 3 shows the dependence of Gnax of the C-SET inverter on the input capacitance Gn and the output capacitance coul one can see that cnnax increases with decreasing G,'t and increasing Gn, in the range 2-6. An elementary estimation about the voltage gain gives Gnax=-G"lCt, which is slightly larger than the simulation results. The discrepancy is arising from the non ideal current biasing. Smalt Gnax value atcou/ct-2 and Gn/Ct=2O is due to the thermal fluctuation which is not negligible when G" is large.
In Fig. 4(a) is shown the dependence of Cnnax of the R-sET inverter on the output resistance Rout. It is seen from the figure that the gain of the inverter goes down with decreasing Rout (or increasing output load).
The reduction of the gain will be serious problems in designing the logic circuits using this injection rype device, because it restricts fan-out number. Figure 4(-b) shows the dependence of Gna* on the input resistance Rin. There is a maximum crmax in the Clnux-Rin relation.
The decrease in crmax for larger Rin is due to ttre reduction of the rate of charge injection through Rin to the center electrode (electrode A in Fig. l(b) 
